1 #ifndef _ASM_IA64_HW_IRQ_H
2 #define _ASM_IA64_HW_IRQ_H
3
4 /*
5 * Copyright (C) 2000 Hewlett-Packard Co
6 * Copyright (C) 2000 David Mosberger-Tang <davidm@hpl.hp.com>
7 */
8
9 #include <linux/sched.h>
10 #include <linux/types.h>
11
12 #include <asm/machvec.h>
13 #include <asm/ptrace.h>
14 #include <asm/smp.h>
15
16 /*
17 * 0 special
18 *
19 * 1,3-14 are reserved from firmware
20 *
21 * 16-255 (vectored external interrupts) are available
22 *
23 * 15 spurious interrupt (see IVR)
24 *
25 * 16 lowest priority, 255 highest priority
26 *
27 * 15 classes of 16 interrupts each.
28 */
29 #define IA64_MIN_VECTORED_IRQ 16
30 #define IA64_MAX_VECTORED_IRQ 255
31
32 #define IA64_SPURIOUS_INT 0x0f
33
34 /*
35 * Vectors 0x10-0x1f are used for low priority interrupts, e.g. CMCI.
36 */
37 #define PCE_IRQ 0x1e /* platform corrected error interrupt vector */
38 #define CMC_IRQ 0x1f /* correctable machine-check interrupt vector */
39 /*
40 * Vectors 0x20-0x2f are reserved for legacy ISA IRQs.
41 */
42 #define FIRST_DEVICE_IRQ 0x30
43 #define LAST_DEVICE_IRQ 0xe7
44
45 #define MCA_RENDEZ_IRQ 0xe8 /* MCA rendez interrupt */
46 #define PERFMON_IRQ 0xee /* performanc monitor interrupt vector */
47 #define TIMER_IRQ 0xef /* use highest-prio group 15 interrupt for timer */
48 #define MCA_WAKEUP_IRQ 0xf0 /* MCA wakeup interrupt (must be higher than MCA_RENDEZ_IRQ) */
49 #define IPI_IRQ 0xfe /* inter-processor interrupt vector */
50
51 /* IA64 inter-cpu interrupt related definitions */
52
53 #define IPI_DEFAULT_BASE_ADDR 0xfee00000
54
55 /* Delivery modes for inter-cpu interrupts */
56 enum {
57 IA64_IPI_DM_INT = 0x0, /* pend an external interrupt */
58 IA64_IPI_DM_PMI = 0x2, /* pend a PMI */
59 IA64_IPI_DM_NMI = 0x4, /* pend an NMI (vector 2) */
60 IA64_IPI_DM_INIT = 0x5, /* pend an INIT interrupt */
61 IA64_IPI_DM_EXTINT = 0x7, /* pend an 8259-compatible interrupt. */
62 };
63
64 #define IA64_BUS_ID(cpu) (cpu >> 8)
65 #define IA64_LOCAL_ID(cpu) (cpu & 0xff)
66
67 extern __u8 isa_irq_to_vector_map[16];
68 #define isa_irq_to_vector(x) isa_irq_to_vector_map[(x)]
69
70 extern unsigned long ipi_base_addr;
71
72 extern struct hw_interrupt_type irq_type_ia64_sapic; /* CPU-internal interrupt controller */
73
74 extern int ia64_alloc_irq (void); /* allocate a free irq */
75 extern void ia64_send_ipi (int cpu, int vector, int delivery_mode, int redirect);
76
77 static inline void
78 hw_resend_irq (struct hw_interrupt_type *h, unsigned int vector)
79 {
80 platform_send_ipi(smp_processor_id(), vector, IA64_IPI_DM_INT, 0);
81 }
82
83 #endif /* _ASM_IA64_HW_IRQ_H */
84
This page was automatically generated by the
LXR engine.
Visit the LXR main site for more
information.