1 #ifndef _ASM_IA64_OFFSETS_H
2 #define _ASM_IA64_OFFSETS_H
3
4 /*
5 * DO NOT MODIFY
6 *
7 * This file was generated by arch/ia64/tools/print_offsets.
8 *
9 */
10
11 #define PT_PTRACED_BIT 0
12 #define PT_TRACESYS_BIT 1
13
14 #define IA64_TASK_SIZE 3376 /* 0xd30 */
15 #define IA64_PT_REGS_SIZE 400 /* 0x190 */
16 #define IA64_SWITCH_STACK_SIZE 560 /* 0x230 */
17 #define IA64_SIGINFO_SIZE 128 /* 0x80 */
18 #define UNW_FRAME_INFO_SIZE 448 /* 0x1c0 */
19
20 #define IA64_TASK_PTRACE_OFFSET 48 /* 0x30 */
21 #define IA64_TASK_SIGPENDING_OFFSET 16 /* 0x10 */
22 #define IA64_TASK_NEED_RESCHED_OFFSET 40 /* 0x28 */
23 #define IA64_TASK_PROCESSOR_OFFSET 100 /* 0x64 */
24 #define IA64_TASK_THREAD_OFFSET 1456 /* 0x5b0 */
25 #define IA64_TASK_THREAD_KSP_OFFSET 1456 /* 0x5b0 */
26 #define IA64_TASK_THREAD_SIGMASK_OFFSET 3224 /* 0xc98 */
27 #define IA64_TASK_PID_OFFSET 196 /* 0xc4 */
28 #define IA64_TASK_MM_OFFSET 88 /* 0x58 */
29 #define IA64_PT_REGS_CR_IPSR_OFFSET 0 /* 0x0 */
30 #define IA64_PT_REGS_CR_IIP_OFFSET 8 /* 0x8 */
31 #define IA64_PT_REGS_CR_IFS_OFFSET 16 /* 0x10 */
32 #define IA64_PT_REGS_AR_UNAT_OFFSET 24 /* 0x18 */
33 #define IA64_PT_REGS_AR_PFS_OFFSET 32 /* 0x20 */
34 #define IA64_PT_REGS_AR_RSC_OFFSET 40 /* 0x28 */
35 #define IA64_PT_REGS_AR_RNAT_OFFSET 48 /* 0x30 */
36 #define IA64_PT_REGS_AR_BSPSTORE_OFFSET 56 /* 0x38 */
37 #define IA64_PT_REGS_PR_OFFSET 64 /* 0x40 */
38 #define IA64_PT_REGS_B6_OFFSET 72 /* 0x48 */
39 #define IA64_PT_REGS_LOADRS_OFFSET 80 /* 0x50 */
40 #define IA64_PT_REGS_R1_OFFSET 88 /* 0x58 */
41 #define IA64_PT_REGS_R2_OFFSET 96 /* 0x60 */
42 #define IA64_PT_REGS_R3_OFFSET 104 /* 0x68 */
43 #define IA64_PT_REGS_R12_OFFSET 112 /* 0x70 */
44 #define IA64_PT_REGS_R13_OFFSET 120 /* 0x78 */
45 #define IA64_PT_REGS_R14_OFFSET 128 /* 0x80 */
46 #define IA64_PT_REGS_R15_OFFSET 136 /* 0x88 */
47 #define IA64_PT_REGS_R8_OFFSET 144 /* 0x90 */
48 #define IA64_PT_REGS_R9_OFFSET 152 /* 0x98 */
49 #define IA64_PT_REGS_R10_OFFSET 160 /* 0xa0 */
50 #define IA64_PT_REGS_R11_OFFSET 168 /* 0xa8 */
51 #define IA64_PT_REGS_R16_OFFSET 176 /* 0xb0 */
52 #define IA64_PT_REGS_R17_OFFSET 184 /* 0xb8 */
53 #define IA64_PT_REGS_R18_OFFSET 192 /* 0xc0 */
54 #define IA64_PT_REGS_R19_OFFSET 200 /* 0xc8 */
55 #define IA64_PT_REGS_R20_OFFSET 208 /* 0xd0 */
56 #define IA64_PT_REGS_R21_OFFSET 216 /* 0xd8 */
57 #define IA64_PT_REGS_R22_OFFSET 224 /* 0xe0 */
58 #define IA64_PT_REGS_R23_OFFSET 232 /* 0xe8 */
59 #define IA64_PT_REGS_R24_OFFSET 240 /* 0xf0 */
60 #define IA64_PT_REGS_R25_OFFSET 248 /* 0xf8 */
61 #define IA64_PT_REGS_R26_OFFSET 256 /* 0x100 */
62 #define IA64_PT_REGS_R27_OFFSET 264 /* 0x108 */
63 #define IA64_PT_REGS_R28_OFFSET 272 /* 0x110 */
64 #define IA64_PT_REGS_R29_OFFSET 280 /* 0x118 */
65 #define IA64_PT_REGS_R30_OFFSET 288 /* 0x120 */
66 #define IA64_PT_REGS_R31_OFFSET 296 /* 0x128 */
67 #define IA64_PT_REGS_AR_CCV_OFFSET 304 /* 0x130 */
68 #define IA64_PT_REGS_AR_FPSR_OFFSET 312 /* 0x138 */
69 #define IA64_PT_REGS_B0_OFFSET 320 /* 0x140 */
70 #define IA64_PT_REGS_B7_OFFSET 328 /* 0x148 */
71 #define IA64_PT_REGS_F6_OFFSET 336 /* 0x150 */
72 #define IA64_PT_REGS_F7_OFFSET 352 /* 0x160 */
73 #define IA64_PT_REGS_F8_OFFSET 368 /* 0x170 */
74 #define IA64_PT_REGS_F9_OFFSET 384 /* 0x180 */
75 #define IA64_SWITCH_STACK_CALLER_UNAT_OFFSET 0 /* 0x0 */
76 #define IA64_SWITCH_STACK_AR_FPSR_OFFSET 8 /* 0x8 */
77 #define IA64_SWITCH_STACK_F2_OFFSET 16 /* 0x10 */
78 #define IA64_SWITCH_STACK_F3_OFFSET 32 /* 0x20 */
79 #define IA64_SWITCH_STACK_F4_OFFSET 48 /* 0x30 */
80 #define IA64_SWITCH_STACK_F5_OFFSET 64 /* 0x40 */
81 #define IA64_SWITCH_STACK_F10_OFFSET 80 /* 0x50 */
82 #define IA64_SWITCH_STACK_F11_OFFSET 96 /* 0x60 */
83 #define IA64_SWITCH_STACK_F12_OFFSET 112 /* 0x70 */
84 #define IA64_SWITCH_STACK_F13_OFFSET 128 /* 0x80 */
85 #define IA64_SWITCH_STACK_F14_OFFSET 144 /* 0x90 */
86 #define IA64_SWITCH_STACK_F15_OFFSET 160 /* 0xa0 */
87 #define IA64_SWITCH_STACK_F16_OFFSET 176 /* 0xb0 */
88 #define IA64_SWITCH_STACK_F17_OFFSET 192 /* 0xc0 */
89 #define IA64_SWITCH_STACK_F18_OFFSET 208 /* 0xd0 */
90 #define IA64_SWITCH_STACK_F19_OFFSET 224 /* 0xe0 */
91 #define IA64_SWITCH_STACK_F20_OFFSET 240 /* 0xf0 */
92 #define IA64_SWITCH_STACK_F21_OFFSET 256 /* 0x100 */
93 #define IA64_SWITCH_STACK_F22_OFFSET 272 /* 0x110 */
94 #define IA64_SWITCH_STACK_F23_OFFSET 288 /* 0x120 */
95 #define IA64_SWITCH_STACK_F24_OFFSET 304 /* 0x130 */
96 #define IA64_SWITCH_STACK_F25_OFFSET 320 /* 0x140 */
97 #define IA64_SWITCH_STACK_F26_OFFSET 336 /* 0x150 */
98 #define IA64_SWITCH_STACK_F27_OFFSET 352 /* 0x160 */
99 #define IA64_SWITCH_STACK_F28_OFFSET 368 /* 0x170 */
100 #define IA64_SWITCH_STACK_F29_OFFSET 384 /* 0x180 */
101 #define IA64_SWITCH_STACK_F30_OFFSET 400 /* 0x190 */
102 #define IA64_SWITCH_STACK_F31_OFFSET 416 /* 0x1a0 */
103 #define IA64_SWITCH_STACK_R4_OFFSET 432 /* 0x1b0 */
104 #define IA64_SWITCH_STACK_R5_OFFSET 440 /* 0x1b8 */
105 #define IA64_SWITCH_STACK_R6_OFFSET 448 /* 0x1c0 */
106 #define IA64_SWITCH_STACK_R7_OFFSET 456 /* 0x1c8 */
107 #define IA64_SWITCH_STACK_B0_OFFSET 464 /* 0x1d0 */
108 #define IA64_SWITCH_STACK_B1_OFFSET 472 /* 0x1d8 */
109 #define IA64_SWITCH_STACK_B2_OFFSET 480 /* 0x1e0 */
110 #define IA64_SWITCH_STACK_B3_OFFSET 488 /* 0x1e8 */
111 #define IA64_SWITCH_STACK_B4_OFFSET 496 /* 0x1f0 */
112 #define IA64_SWITCH_STACK_B5_OFFSET 504 /* 0x1f8 */
113 #define IA64_SWITCH_STACK_AR_PFS_OFFSET 512 /* 0x200 */
114 #define IA64_SWITCH_STACK_AR_LC_OFFSET 520 /* 0x208 */
115 #define IA64_SWITCH_STACK_AR_UNAT_OFFSET 528 /* 0x210 */
116 #define IA64_SWITCH_STACK_AR_RNAT_OFFSET 536 /* 0x218 */
117 #define IA64_SWITCH_STACK_AR_BSPSTORE_OFFSET 544 /* 0x220 */
118 #define IA64_SWITCH_STACK_PR_OFFSET 552 /* 0x228 */
119 #define IA64_SIGCONTEXT_AR_BSP_OFFSET 72 /* 0x48 */
120 #define IA64_SIGCONTEXT_AR_RNAT_OFFSET 80 /* 0x50 */
121 #define IA64_SIGCONTEXT_FLAGS_OFFSET 0 /* 0x0 */
122 #define IA64_SIGCONTEXT_CFM_OFFSET 48 /* 0x30 */
123 #define IA64_SIGCONTEXT_FR6_OFFSET 560 /* 0x230 */
124 #define IA64_CLONE_VFORK 16384 /* 0x4000 */
125 #define IA64_CLONE_VM 256 /* 0x100 */
126
127 #endif /* _ASM_IA64_OFFSETS_H */
128
This page was automatically generated by the
LXR engine.
Visit the LXR main site for more
information.