1 /* $Id: pgtsun4.h,v 1.5 2000/06/05 06:08:46 anton Exp $
2 * pgtsun4.h: Sun4 specific pgtable.h defines and code.
3 *
4 * Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
5 * Copyright (C) 1998 Jakub Jelinek (jj@sunsite.mff.cuni.cz)
6 */
7 #ifndef _SPARC_PGTSUN4C_H
8 #define _SPARC_PGTSUN4C_H
9
10 #include <asm/contregs.h>
11
12 /* PMD_SHIFT determines the size of the area a second-level page table can map */
13 #define SUN4C_PMD_SHIFT 23
14 #define SUN4C_PMD_SIZE (1UL << SUN4C_PMD_SHIFT)
15 #define SUN4C_PMD_MASK (~(SUN4C_PMD_SIZE-1))
16 #define SUN4C_PMD_ALIGN(addr) (((addr)+SUN4C_PMD_SIZE-1)&SUN4C_PMD_MASK)
17
18 /* PGDIR_SHIFT determines what a third-level page table entry can map */
19 #define SUN4C_PGDIR_SHIFT 23
20 #define SUN4C_PGDIR_SIZE (1UL << SUN4C_PGDIR_SHIFT)
21 #define SUN4C_PGDIR_MASK (~(SUN4C_PGDIR_SIZE-1))
22 #define SUN4C_PGDIR_ALIGN(addr) (((addr)+SUN4C_PGDIR_SIZE-1)&SUN4C_PGDIR_MASK)
23
24 /* To represent how the sun4c mmu really lays things out. */
25 #define SUN4C_REAL_PGDIR_SHIFT 18
26 #define SUN4C_REAL_PGDIR_SIZE (1UL << SUN4C_REAL_PGDIR_SHIFT)
27 #define SUN4C_REAL_PGDIR_MASK (~(SUN4C_REAL_PGDIR_SIZE-1))
28 #define SUN4C_REAL_PGDIR_ALIGN(addr) (((addr)+SUN4C_REAL_PGDIR_SIZE-1)&SUN4C_REAL_PGDIR_MASK)
29
30 /* 19 bit PFN on sun4 */
31 #define SUN4C_PFN_MASK 0x7ffff
32
33 /* Don't increase these unless the structures in sun4c.c are fixed */
34 #define SUN4C_MAX_SEGMAPS 256
35 #define SUN4C_MAX_CONTEXTS 16
36
37 /*
38 * To be efficient, and not have to worry about allocating such
39 * a huge pgd, we make the kernel sun4c tables each hold 1024
40 * entries and the pgd similarly just like the i386 tables.
41 */
42 #define SUN4C_PTRS_PER_PTE 1024
43 #define SUN4C_PTRS_PER_PMD 1
44 #define SUN4C_PTRS_PER_PGD 1024
45
46 /*
47 * Sparc SUN4C pte fields.
48 */
49 #define _SUN4C_PAGE_VALID 0x80000000
50 #define _SUN4C_PAGE_SILENT_READ 0x80000000 /* synonym */
51 #define _SUN4C_PAGE_DIRTY 0x40000000
52 #define _SUN4C_PAGE_SILENT_WRITE 0x40000000 /* synonym */
53 #define _SUN4C_PAGE_PRIV 0x20000000 /* privileged page */
54 #define _SUN4C_PAGE_NOCACHE 0x10000000 /* non-cacheable page */
55 #define _SUN4C_PAGE_PRESENT 0x08000000 /* implemented in software */
56 #define _SUN4C_PAGE_IO 0x04000000 /* I/O page */
57 #define _SUN4C_PAGE_READ 0x00800000 /* implemented in software */
58 #define _SUN4C_PAGE_WRITE 0x00400000 /* implemented in software */
59 #define _SUN4C_PAGE_ACCESSED 0x00200000 /* implemented in software */
60 #define _SUN4C_PAGE_MODIFIED 0x00100000 /* implemented in software */
61
62 #define _SUN4C_READABLE (_SUN4C_PAGE_READ|_SUN4C_PAGE_SILENT_READ|\
63 _SUN4C_PAGE_ACCESSED)
64 #define _SUN4C_WRITEABLE (_SUN4C_PAGE_WRITE|_SUN4C_PAGE_SILENT_WRITE|\
65 _SUN4C_PAGE_MODIFIED)
66
67 #define _SUN4C_PAGE_CHG_MASK (0xffff|_SUN4C_PAGE_ACCESSED|_SUN4C_PAGE_MODIFIED)
68
69 #define SUN4C_PAGE_NONE __pgprot(_SUN4C_PAGE_PRESENT)
70 #define SUN4C_PAGE_SHARED __pgprot(_SUN4C_PAGE_PRESENT|_SUN4C_READABLE|\
71 _SUN4C_PAGE_WRITE)
72 #define SUN4C_PAGE_COPY __pgprot(_SUN4C_PAGE_PRESENT|_SUN4C_READABLE)
73 #define SUN4C_PAGE_READONLY __pgprot(_SUN4C_PAGE_PRESENT|_SUN4C_READABLE)
74 #define SUN4C_PAGE_KERNEL __pgprot(_SUN4C_READABLE|_SUN4C_WRITEABLE|\
75 _SUN4C_PAGE_DIRTY|_SUN4C_PAGE_PRIV)
76
77 #ifndef __ASSEMBLY__
78
79 extern __inline__ unsigned long sun4c_get_synchronous_error(void)
80 {
81 unsigned long sync_err;
82
83 __asm__ __volatile__("lda [%1] %2, %0\n\t" :
84 "=r" (sync_err) :
85 "r" (AC_SYNC_ERR), "i" (ASI_CONTROL));
86 return sync_err;
87 }
88
89 extern __inline__ unsigned long sun4c_get_synchronous_address(void)
90 {
91 unsigned long sync_addr;
92
93 __asm__ __volatile__("lda [%1] %2, %0\n\t" :
94 "=r" (sync_addr) :
95 "r" (AC_SYNC_VA), "i" (ASI_CONTROL));
96 return sync_addr;
97 }
98
99 /* SUN4 pte, segmap, and context manipulation */
100 extern __inline__ unsigned long sun4c_get_segmap(unsigned long addr)
101 {
102 register unsigned long entry;
103
104 __asm__ __volatile__("\n\tlduha [%1] %2, %0\n\t" :
105 "=r" (entry) :
106 "r" (addr), "i" (ASI_SEGMAP));
107 return entry;
108 }
109
110 extern __inline__ void sun4c_put_segmap(unsigned long addr, unsigned long entry)
111 {
112 __asm__ __volatile__("\n\tstha %1, [%0] %2; nop; nop; nop;\n\t" : :
113 "r" (addr), "r" (entry),
114 "i" (ASI_SEGMAP));
115 }
116
117 extern __inline__ unsigned long sun4c_get_pte(unsigned long addr)
118 {
119 register unsigned long entry;
120
121 __asm__ __volatile__("\n\tlda [%1] %2, %0\n\t" :
122 "=r" (entry) :
123 "r" (addr), "i" (ASI_PTE));
124 return entry;
125 }
126
127 extern __inline__ void sun4c_put_pte(unsigned long addr, unsigned long entry)
128 {
129 __asm__ __volatile__("\n\tsta %1, [%0] %2; nop; nop; nop;\n\t" : :
130 "r" (addr),
131 "r" ((entry & ~(_SUN4C_PAGE_PRESENT))), "i" (ASI_PTE));
132 }
133
134 extern __inline__ int sun4c_get_context(void)
135 {
136 register int ctx;
137
138 __asm__ __volatile__("\n\tlduba [%1] %2, %0\n\t" :
139 "=r" (ctx) :
140 "r" (AC_CONTEXT), "i" (ASI_CONTROL));
141
142 return ctx;
143 }
144
145 extern __inline__ int sun4c_set_context(int ctx)
146 {
147 __asm__ __volatile__("\n\tstba %0, [%1] %2; nop; nop; nop;\n\t" : :
148 "r" (ctx), "r" (AC_CONTEXT), "i" (ASI_CONTROL));
149
150 return ctx;
151 }
152
153 #endif /* !(__ASSEMBLY__) */
154
155 #endif /* !(_SPARC_PGTSUN4_H) */
156
This page was automatically generated by the
LXR engine.
Visit the LXR main site for more
information.