1 /* $Id: pgtsun4c.h,v 1.37 2000/06/05 06:08:46 anton Exp $
2 * pgtsun4c.h: Sun4c specific pgtable.h defines and code.
3 *
4 * Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
5 */
6 #ifndef _SPARC_PGTSUN4C_H
7 #define _SPARC_PGTSUN4C_H
8
9 #include <asm/contregs.h>
10
11 /* PMD_SHIFT determines the size of the area a second-level page table can map */
12 #define SUN4C_PMD_SHIFT 22
13 #define SUN4C_PMD_SIZE (1UL << SUN4C_PMD_SHIFT)
14 #define SUN4C_PMD_MASK (~(SUN4C_PMD_SIZE-1))
15 #define SUN4C_PMD_ALIGN(addr) (((addr)+SUN4C_PMD_SIZE-1)&SUN4C_PMD_MASK)
16
17 /* PGDIR_SHIFT determines what a third-level page table entry can map */
18 #define SUN4C_PGDIR_SHIFT 22
19 #define SUN4C_PGDIR_SIZE (1UL << SUN4C_PGDIR_SHIFT)
20 #define SUN4C_PGDIR_MASK (~(SUN4C_PGDIR_SIZE-1))
21 #define SUN4C_PGDIR_ALIGN(addr) (((addr)+SUN4C_PGDIR_SIZE-1)&SUN4C_PGDIR_MASK)
22
23 /* To represent how the sun4c mmu really lays things out. */
24 #define SUN4C_REAL_PGDIR_SHIFT 18
25 #define SUN4C_REAL_PGDIR_SIZE (1UL << SUN4C_REAL_PGDIR_SHIFT)
26 #define SUN4C_REAL_PGDIR_MASK (~(SUN4C_REAL_PGDIR_SIZE-1))
27 #define SUN4C_REAL_PGDIR_ALIGN(addr) (((addr)+SUN4C_REAL_PGDIR_SIZE-1)&SUN4C_REAL_PGDIR_MASK)
28
29 /* 16 bit PFN on sun4c */
30 #define SUN4C_PFN_MASK 0xffff
31
32 /* Don't increase these unless the structures in sun4c.c are fixed */
33 #define SUN4C_MAX_SEGMAPS 256
34 #define SUN4C_MAX_CONTEXTS 16
35
36 /*
37 * To be efficient, and not have to worry about allocating such
38 * a huge pgd, we make the kernel sun4c tables each hold 1024
39 * entries and the pgd similarly just like the i386 tables.
40 */
41 #define SUN4C_PTRS_PER_PTE 1024
42 #define SUN4C_PTRS_PER_PMD 1
43 #define SUN4C_PTRS_PER_PGD 1024
44
45 /*
46 * Sparc SUN4C pte fields.
47 */
48 #define _SUN4C_PAGE_VALID 0x80000000
49 #define _SUN4C_PAGE_SILENT_READ 0x80000000 /* synonym */
50 #define _SUN4C_PAGE_DIRTY 0x40000000
51 #define _SUN4C_PAGE_SILENT_WRITE 0x40000000 /* synonym */
52 #define _SUN4C_PAGE_PRIV 0x20000000 /* privileged page */
53 #define _SUN4C_PAGE_NOCACHE 0x10000000 /* non-cacheable page */
54 #define _SUN4C_PAGE_PRESENT 0x08000000 /* implemented in software */
55 #define _SUN4C_PAGE_IO 0x04000000 /* I/O page */
56 #define _SUN4C_PAGE_READ 0x00800000 /* implemented in software */
57 #define _SUN4C_PAGE_WRITE 0x00400000 /* implemented in software */
58 #define _SUN4C_PAGE_ACCESSED 0x00200000 /* implemented in software */
59 #define _SUN4C_PAGE_MODIFIED 0x00100000 /* implemented in software */
60
61 #define _SUN4C_READABLE (_SUN4C_PAGE_READ|_SUN4C_PAGE_SILENT_READ|\
62 _SUN4C_PAGE_ACCESSED)
63 #define _SUN4C_WRITEABLE (_SUN4C_PAGE_WRITE|_SUN4C_PAGE_SILENT_WRITE|\
64 _SUN4C_PAGE_MODIFIED)
65
66 #define _SUN4C_PAGE_CHG_MASK (0xffff|_SUN4C_PAGE_ACCESSED|_SUN4C_PAGE_MODIFIED)
67
68 #define SUN4C_PAGE_NONE __pgprot(_SUN4C_PAGE_PRESENT)
69 #define SUN4C_PAGE_SHARED __pgprot(_SUN4C_PAGE_PRESENT|_SUN4C_READABLE|\
70 _SUN4C_PAGE_WRITE)
71 #define SUN4C_PAGE_COPY __pgprot(_SUN4C_PAGE_PRESENT|_SUN4C_READABLE)
72 #define SUN4C_PAGE_READONLY __pgprot(_SUN4C_PAGE_PRESENT|_SUN4C_READABLE)
73 #define SUN4C_PAGE_KERNEL __pgprot(_SUN4C_READABLE|_SUN4C_WRITEABLE|\
74 _SUN4C_PAGE_DIRTY|_SUN4C_PAGE_PRIV)
75
76 #ifndef __ASSEMBLY__
77
78 extern __inline__ unsigned long sun4c_get_synchronous_error(void)
79 {
80 unsigned long sync_err;
81
82 __asm__ __volatile__("lda [%1] %2, %0\n\t" :
83 "=r" (sync_err) :
84 "r" (AC_SYNC_ERR), "i" (ASI_CONTROL));
85 return sync_err;
86 }
87
88 extern __inline__ unsigned long sun4c_get_synchronous_address(void)
89 {
90 unsigned long sync_addr;
91
92 __asm__ __volatile__("lda [%1] %2, %0\n\t" :
93 "=r" (sync_addr) :
94 "r" (AC_SYNC_VA), "i" (ASI_CONTROL));
95 return sync_addr;
96 }
97
98 /* SUN4C pte, segmap, and context manipulation */
99 extern __inline__ unsigned long sun4c_get_segmap(unsigned long addr)
100 {
101 register unsigned long entry;
102
103 __asm__ __volatile__("\n\tlduba [%1] %2, %0\n\t" :
104 "=r" (entry) :
105 "r" (addr), "i" (ASI_SEGMAP));
106
107 return entry;
108 }
109
110 extern __inline__ void sun4c_put_segmap(unsigned long addr, unsigned long entry)
111 {
112
113 __asm__ __volatile__("\n\tstba %1, [%0] %2; nop; nop; nop;\n\t" : :
114 "r" (addr), "r" (entry),
115 "i" (ASI_SEGMAP));
116 }
117
118 extern __inline__ unsigned long sun4c_get_pte(unsigned long addr)
119 {
120 register unsigned long entry;
121
122 __asm__ __volatile__("\n\tlda [%1] %2, %0\n\t" :
123 "=r" (entry) :
124 "r" (addr), "i" (ASI_PTE));
125 return entry;
126 }
127
128 extern __inline__ void sun4c_put_pte(unsigned long addr, unsigned long entry)
129 {
130 __asm__ __volatile__("\n\tsta %1, [%0] %2; nop; nop; nop;\n\t" : :
131 "r" (addr),
132 "r" ((entry & ~(_SUN4C_PAGE_PRESENT))), "i" (ASI_PTE));
133 }
134
135 extern __inline__ int sun4c_get_context(void)
136 {
137 register int ctx;
138
139 __asm__ __volatile__("\n\tlduba [%1] %2, %0\n\t" :
140 "=r" (ctx) :
141 "r" (AC_CONTEXT), "i" (ASI_CONTROL));
142
143 return ctx;
144 }
145
146 extern __inline__ int sun4c_set_context(int ctx)
147 {
148 __asm__ __volatile__("\n\tstba %0, [%1] %2; nop; nop; nop;\n\t" : :
149 "r" (ctx), "r" (AC_CONTEXT), "i" (ASI_CONTROL));
150
151 return ctx;
152 }
153
154 #endif /* !(__ASSEMBLY__) */
155
156 #endif /* !(_SPARC_PGTSUN4C_H) */
157
This page was automatically generated by the
LXR engine.
Visit the LXR main site for more
information.